The Designer's Guide Community
Models in Minutes
The Designer's Guide Community Fellows

The following people have reached the grade of Fellow on The Designer's Guide Community Forum. As such, they answer most of the questions that are asked (a Community Fellow must have at least 317 posts, a Senior Fellow must have 1000 posts). This page both honors these individuals for their important contributions to the community, and allows you to get to know the people that have been so helpful.

Ken Kundert — Senior Fellow

Ken KundertFounder and Host of The Designer's Guide Community

As one half of Designer's Guide Consulting, Ken helps design companies move to analog verification.

From 1989 to 2005, Ken worked at Cadence Design Systems as a Fellow. During this time Ken Kundert created Spectre and was the principal architect of the Spectre circuit simulation family. As such, he has led the development of Spectre, SpectreHDL, and SpectreRF. He also played a key role in the development of Cadence's AMS Designer and Agilent's harmonic balance simulator; and made substantial contributions to both the Verilog-AMS and VHDL-AMS languages. He has authored Sparse, an industry standard sparse linear equation solver, and has written three books on circuit simulation: The Designer's Guide to Verilog-AMS in 2004, The Designer's Guide to SPICE and Spectre in 1995, and Steady-State Methods for Simulating Analog and Microwave Circuits in 1990. He has also authored eleven patents and over two-dozen papers published in refereed conferences and journals.

In an earlier life, Ken was a circuit designer at Tektronix and Hewlett-Packard, and contributed to the design of the HP 8510 microwave network analyzer.

Ken received his Ph.D. in Electrical Engineering from the University of California at Berkeley in 1989, his M. Eng. degree in 1983 and his B.S. in 1979.

Ken was elevated to the status of IEEE Fellow in November of 2006 for contributions to simulation and modeling of analog, RF, and mixed-signal circuits.

He created this website and forum in 2002, became a Community Fellow of the forum in 2004 and a Senior Fellow in 2007.

Geoffrey Coram — Senior Fellow
Geoffrey CoramGeoffrey is a Staff CAD Engineer at Analog Devices, Inc. (ADI) in Wilmington, MA.

Geoffrey joined ADI in 2000 and works in the CAD development group improving ADI's internal circuit simulator and evaluating next-generation simulation tools. He has a particular focus on compact device models in Spice simulators.

As part of his efforts in device modeling, Geoffrey chaired the Accellera Verilog-AMS subcommittee for compact modeling extensions. The subcommittee investigated the necessary extensions to Verilog-AMS for it to become the standard, simulator-independent language for Spice modeling and completed its work with the release of Verilog-AMS Language Reference Manual version 2.2 in November of 2004.

Geoffrey received his Ph.D. in Electrical Engineering from the Massachusetts Institute of Technology in 2000, and both his M.E.E. and B.A. from Rice University in 1993.

He became a Community Fellow of our forum in 2005 and a Senior Fellow in 2008.

Andrew Beckett — Community Fellow

Andrew BeckettAndrew is a Senior Solution Architect at Cadence Design Systems, based in Bracknell (a small town to the west of London) in England.

Andrew joined Cadence in 1995, and is the European lead for Analog, Mixed-Signal and RF tools. As a result, he spends a lot of his time visiting customers across Europe and Israel. His areas of expertise are simulation; custom and assisted layout; physical verification; schematic entry; design management; SKILL and the design framework. He'll quite happily dabble in other areas too if needed! During his time with Cadence, he's also worked on numerous design and software services engagements, as well as given lots of training classes.

Before joining Cadence, Andrew was an analog and mixed signal designer for Fujitsu Microelectronics in Uxbridge and Maidenhead, mainly focussing on advanced data converters, switch capacitor circuits, and circuits for low power communication systems (such as GSM). He was awarded a patent for a novel ADC architecture whilst at Fujitsu.

Prior to Fujitsu, Andrew worked for LSI Logic in Footscray, Kent, as an analog designer, and before that for AMSYS at GEC Hirst Research Centre in Wembley, London.

During these design roles, Andrew developed a number of EDA tools including a large part of a full custom layout editor, waveform display tools, design environments, custom simulators, and lots of glue to hold everything together.

Andrew gained his BEng(Hons) at the University of Bristol in 1987.

Andrew is also a frequent contributor to the comp.cad.cadence news group. He became a Community Fellow of our forum in 2005.

Jess Chen — Community Fellow

Jess ChenJess spent the first 15 years of his professional career at Lockheed in Sunnyvale, CA, modeling, designing, and analyzing space craft power systems and motor drives. He also developed a system for flash testing space station solar arrays. In 1995 Jess joined Cadence Design Systems, where he developed the J/K modeling links between SPW and SpectreRF, the baseband equivalent models in the rfLib library, and the state space averaged PFD model in pllLib library. His K-model and PFD model were patented. In 2000 Jess joined Resonext/RFMD, where he performed RF systems analysis, wrote behavioral models of RF transceivers, developed behavioral synthesizer models, and developed automatic calibration algorithms for direct conversion receivers/transmitters. His DC offset calibration algorithm was patented. Patents on three IQ mismatch calibration algorithms are pending. In 2005 Jess joined Berkana Wireless. At Berkana, Jess performed RF systems analyses and wrote VerilogA models for top level functional and performance verification of cell phone transceivers. Jess is currently a senior staff engineer at Qualcomm in Campbell, CA.

Jess earned a BA in physics and applied math from UC Berkeley in 1977, an MSEE from San Jose State University in 1982, the degree of engineer in EE (control theory) from Stanford in 1985, and an MSME from Santa Clara University in 1991.

He became a Community Fellow of our forum in 2006.

Yawei Guo (ywguo) — Community Fellow

Yawei Guo is with Shanghai MicroScience Integrated Circuits Co., Ltd., based in Shanghai, P. R. China.

Yawei joined MicroScience in August 2003. He has been leading a group and developing analog and mixed signal circuits for video application and information security. His main interests include data communication, data converters, and phase locked loops.

From 2002 to August 2003, Yawei was with Philips Semiconductors in Shanghai.

Yawei designed SERDES and clock generation circuit when he was a graduate student in Fudan University from 1999 to 2002.

Yawei has authored and coauthored several papers in conferences and one patent.

Yawei Guo received his B.S. and M.S. degree from Fudan University in 1999 and 2002 respectively.

He became a Community Fellow of our forum in 2007.

Alan Wong (ACWWong) — Community Fellow

Alan WongAlan is currently designing SoCs for ultra-low-power wireless bio-telemetry systems at Toumaz Technology Ltd, based in Oxfordshire, UK.

Before joining Toumaz, he was with Sony Semiconductor, designing RFICs, including wireless transceivers for GSM, GPRS and EDGE mobile handset markets and Bluetooth transceivers.

Prior to Sony he was with Tokyo Electron Ltd, supporting CMOS thermal processing (CVD, Diffusion) throughout various foundries in Europe.

Alan graduated with an MEng(Hons) in Engineering Science from Christ Church, University of Oxford, UK in 1997. He also spent time as a research assistant with Oxford University's Robotics Research Group, working on transputer based real-time mobile robot control systems.

He became a Community Fellow of our forum in 2007.

Paul Muller (paul) — Community Fellow

Paul MullerPaul is a mixed-signal IC design engineer at Marvell Semiconductor, based in Etoy, Switzerland.

He received his M.Sc. and Dr.Sc. degrees in electrical engineering from the Ecole Polytechnique Fédérale de Lausanne (EPFL) in Lausanne, Switzerland. In between, he worked for several years as a mixed-signal design engineer on switched-capacitor circuits for data acquisition systems in a swiss fabless semiconductor company called XEMICS (now part of Semtech Corp.).

His doctoral dissertation is on the analysis, modeling and design of multi-channel gigabit optical receivers in CMOS for short-distance communication interfaces. Paul's research interests are in the area of CMOS circuits for data conversion and communication systems, as well as mixed-signal and system-level modeling.

He became a Community Fellow of our forum in 2006.

Jerry Twomey (loose-electron) — Community Fellow

Paul MullerJerry Twomey is the founder of Effective Electrons. He has been involved in IC design and semiconductor technology since 1979. Located in San Diego, California he provides contract design and training services for clients around the world.

As an IC designer, he has developed multiple products for disk drives, cell phones, RF transmitters/receivers, data communication, satellite systems, video, and multiple other products.

Semiconductor experience includes development of new CMOS, RF-CMOS and SiGe BiCMOS foundry technology; including definition of foundry processes, simulation models, and development of design kit content.

Jerry's interests are analog and semiconductor issues associated with IC product development. Analog designs, mixed signal chips, RF IC's, and the requisite semiconductor modeling are his focus. Of particular interest are those items not readily modeled, including noise issues, and other "not seen in simulation" design problems. As well, he provides industry training seminars in these areas.

Multiple industry publications are in EDN, Electronic Design, and Chip Design magazines. Also, he serves as a journal reviewer for the IEEE-JSSC and the IEEE-MTT as well as the local chapter chair for these societies.

Weekends are spent enjoying the weather of southern California while involved in competitive sailboat racing.

He became a Community Fellow of our forum in 2008.

Art Schaldenbrand — Community Fellow

Paul MullerArthur (Art) is a Senior Technical Leader with Cadence Design Systems, Japan.

Art joined Cadence in 1996 and is currently assists Analog, Mixed Signal, and RF customers in Japan understand the complex, and ever changing nature of custom IC design and verification. His expertise also includes the custom IC layout, custom IC physical verification, and behavioral modeling.

Before joining Cadence, Art worked at Harris Semiconductor (now Intersil) and at Westinghouse Electric's Advanced Technology Division. He has experience designing standard linear products, data converters, memory controllers, bus interfaces, pin electronics, and RF components. He has also worked in various positions including semiconductor process development, device modeling, product engineering, and test.

Arthur graduated from Michigan State University with BS in Electrical Engineering (with Honors).

He became a Community Fellow of our forum in 2008.

Trouble viewing this site?

Copyright © 2002-2018 Designer's Guide Consulting. 'Designer's Guide' is a registered trademark of Designer's Guide LLC. All rights reserved.
Models in Minutes
Community Web
Analog Verification Analog Verification Verilog-AMS
Advertise on this site.

Our colleges are not as safe as they seem. Sexual assault is pervasive and the treatment of the victim by the adminstration is often as damaging as the assault: Campus Survivors, Campus Survivors Forum.

Some of our other sites that you might find useful: Avendesora, Inform and QuantiPhy.